IndiaBIX
IndiaBIX
Start typing & press "Enter" or "ESC" to close
  • Home
  • Jobs
  • Results
  • Current Affairs
  • GK
  • Online Test
  • HR Interview
  • BLOG

Flip-Flops - General Questions (6)

  • Home
  • Electronics & Communication Engineering
  • Digital Electronics Questions with Answers
  • Flip-Flops - General Questions
Directions to Solve

Flip-Flops - General Questions

41. 

Does the cross-coupled NOR flip-flop have active-HIGH or active-LOW set and reset inputs?

A. active-HIGH
B. active-LOW

Answer: Option A

Explanation:

No answer description available for this question

View Answer Discuss Workspace Report

42. 

In a 555 timer, three 5 komega (6) resistors provide a trigger level of ________.

A. 1/4 VCC and a threshold level 1/2 VCC
B. 1/3 VCC and a threshold level 3/4 VCC
C. 1/3 VCC and a threshold level 2/3 VCC
D. 1/4 VCC and a threshold level 2/3 VCC

Answer: Option C

Explanation:

No answer description available for this question.

View Answer Discuss Workspace Report

43. 

The symbols on this flip-flop device indicate ________.

mcq7_00300

A. triggering takes place on the negative-going edge of the CLK pulse
B. triggering takes place on the positive-going edge of the CLK pulse
C. triggering can take place anytime during the HIGH level of the CLK waveform
D. triggering can take place anytime during the LOW level of the CLK waveform

Answer: Option A

Explanation:

No answer description available for this question

View Answer Discuss Workspace Report

44. 

A D flip-flop utilizing a PGT clock is in the CLEAR state. Which of the following input actions will cause it to change states?

A. CLK = NGT, D = 0
B. CLK = PGT, D = 0
C. CLOCK NGT, D = 1
D. CLOCK PGT, D = 1
E. CLK = NGT, D = 0, CLOCK NGT, D = 1

Answer: Option D

Explanation:

No answer description available for this question

View Answer Discuss Workspace Report

45. 

A 555 operating as a monostable multivibrator has a C1 = 0.01 mu (4)F. Determine R1 for a pulse width of 2 ms.

A. 200 k omega (6)
B. 182 k omega (6)
C. 91 k omega (6)
D. 182 omega (6)

Answer: Option B

Explanation:

No answer description available for this question

View Answer Discuss Workspace Report

46. 

In VHDL, how many inputs will a primitive JK flip-flop have?

A. 2
B. 3
C. 4
D. 5

Answer: Option D

Explanation:

No answer description available for this question.

View Answer Discuss Workspace Report

47. 

If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________.

A. SET
B. RESET
C. clear
D. invalid

Answer: Option B

Explanation:

No answer description available for this question.

View Answer Discuss Workspace Report

48. 

What is the hold condition of a flip-flop?

A. both S and R inputs activated
B. no active S or R input
C. only S is active
D. only R is active

Answer: Option B

Explanation:

No answer description available for this question

View Answer Discuss Workspace Report

  • 1
  • 2
  • 3
  • ..
  • 4
  • 5
  • 6
  • ..
  • 8
  • 9
  • 10

Questions & Answers

Aptitude Chemical Engineering Civil Engineering Computer Science & Engineering Current Affairs Data Interpretation Electrical & Electronics Engineering Electronics & Communication Engineering General Knowledge Logical Reasoning Mechanical Engineering Non Verbal Reasoning Verbal Ability Verbal Reasoning

Interviews

HR Interview

Jobs

Sarkari Jobs

Results

Rojgar ResultSarkari Result

Admission

Admission 2023

Admit Card

Admit Card 2023

Answer Key

Answer Key 2023
copyright
Privacy Policy
© 2026 IndiaBIX. All Rights Reserved.

Report