In VHDL, how is each instance of a component addressed?
Answer: Option A
Explanation:
No answer description available for this question