In VHDL, the mode of a port does not define:
Answer: Option D
Explanation:
No answer description available for this question. Let us discuss.