Synchronous (parallel) counters eliminate the delay problems encountered with asynchronous (ripple) counters because the:

[A].	input clock pulses are applied only to the first and last stages.
[B].	input clock pulses are applied only to the last stage.
[C].	input clock pulses are applied simultaneously to each stage.
[D].	input clock pulses are not used to activate any of the counter stages.

Answer: Option C

Explanation:

No answer description available for this question