9. | The fixed count that should be used so that the output register will represent the input for a 6 bit dual slope A/D converter uses a reference of -6v and a 1 MHz clock. It uses a fixed count of 40 (101000). |
|||||||
|
10. | The number of distinct Boolean expression of 4 variables is |
|||||||
Answer: Option D Explanation: 22n = 224 = 216 . |
11. | The hexadecimal number (3E8)16 is equal to decimal number |
|||||||
Answer: Option A Explanation: 3 x 162 + 14 x 161 + 8 = 1000. |
12. | A counter type A/D converter contains a 4 bit binary ladder and a counter driven by a 2 MHz clock. Then conversion time |
|||||||
|
13. | Zero suppression is not used in actual practice. |
|||
Answer: Option B Explanation: Zero suppression is commonly used. |
14. |
|
|||||||
Answer: Option B Explanation: Decimal number 1 = binary number 001 = A BC Decimal number 7 = binary number 111= ABC, Decimal number 3 = binary number 011= ABC Decimal number 5 = binary number 101= ABC . Hence result. |
15. |
|
|||||||
Answer: Option B Explanation: 7BF16 = 7 x 162 + 11 x 161 + 15 x 160 = 1983 in decimal = 0111 1011 1111 in binary. |
16. | In register index addressing mode the effective address is given by |
|||||||
Answer: Option B Explanation: 4 = 22, in up scaling digit will be shifted by two bit in right direction. |