IndiaBIX
IndiaBIX
Start typing & press "Enter" or "ESC" to close
  • Home
  • Jobs
  • Results
  • Current Affairs
  • GK
  • Online Test
  • HR Interview
  • BLOG

Digital Electronics - Section 1 (5)

  • Home
  • Electronics & Communication Engineering
  • Electronics and Communication Engineering
  • Digital Electronics - Section 1
Directions to Solve

Digital Electronics - Section 1

33. 

An 8 bit DAC has a full scale output of 2 mA and full scale error of ± 0.5%. If input is 10000000 the range of outputs is

A. 994 to 1014 μA
B. 990 to 1020 μA
C. 800 to 1200 μA
D. none of the above

Answer: Option A

Explanation:

10000000 = 128, 11111111 = 255

If there is no error, output =69-493 = 1004μA.

Maximum error = 69-493-1u

Hence range of output 994 to 1014 μA.

View Answer Discuss Workspace Report

34. 

The expression Y = pM (0, 1, 3, 4) is

A. POS
B. SOP
C. Hybrid
D. none of the above

Answer: Option A

Explanation:

This is product of sums expression.

View Answer Discuss Workspace Report

35. 

The access time of a word in 4 MB main memory is 100 ms. The access time of a word in a 32 kb data cache memory is 10 ns. The average data cache bit ratio is 0.95. The efficiency of memory access time is

A. 9.5 ns
B. 14.5 ns
C. 20 ns
D. 95 ns

Answer: Option B

Explanation:

Access time = 0.95 x 10 + 0.05 x 100.

View Answer Discuss Workspace Report

36. 

The number of digits in octal system is

A. 8
B. 7
C. 9
D. 10

Answer: Option A

Explanation:

The octal system has 8 digits 0 to 7.

View Answer Discuss Workspace Report

37. 

Which of the following is non-saturating?

A. TTL
B. CMOS
C. ECL
D. Both (a) and (b)

Answer: Option C

Explanation:

Since it is non-saturating, ECL has low propagation delay.

View Answer Discuss Workspace Report

38. 

The circuit in the given figure is

27-370

A. positive logic XOR gate
B. negative logic OR gate
C. negative logic AND gate
D. positive logic AND gate

Answer: Option C

Explanation:

Since V(I) is lower state than V(0) it is a negative logic circuit. Since diodes are in reversed parallel, it is an AND gate.

Note: In Boolean algebra it is recognized that a positive logic OR is a negative logic AND. Similarly a positive logic AND is a negative logic OR.

View Answer Discuss Workspace Report

39. 

In the expression A + BC, the total number of minterms will be

A. 2
B. 3
C. 4
D. 5

Answer: Option D

Explanation:

The min terms are ABC + ABC + AB C + ABC + ABC.

View Answer Discuss Workspace Report

40. 

For the gate in the given figure the output will be

33-457

A. 0
B. 1
C. A
D. A

Answer: Option D

Explanation:

If A = 0, Y = 1 and A = 1, Y = 0 Therefore Y = A.

View Answer Discuss Workspace Report

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7

Questions & Answers

Aptitude Chemical Engineering Civil Engineering Computer Science & Engineering Current Affairs Data Interpretation Electrical & Electronics Engineering Electronics & Communication Engineering General Knowledge Logical Reasoning Mechanical Engineering Non Verbal Reasoning Verbal Ability Verbal Reasoning

Interviews

HR Interview

Jobs

Sarkari Jobs

Results

Rojgar ResultSarkari Result

Admission

Admission 2023

Admit Card

Admit Card 2023

Answer Key

Answer Key 2023
copyright
Privacy Policy
© 2025 IndiaBIX. All Rights Reserved.

Report