IndiaBIX
IndiaBIX
Start typing & press "Enter" or "ESC" to close
  • Home
  • Jobs
  • Results
  • Current Affairs
  • GK
  • Online Test
  • HR Interview
  • BLOG

Field-Effect Transistors - General Questions (2)

  • Home
  • Electronics & Communication Engineering
  • Electronic Devices and Circuit Theory
  • Field-Effect Transistors - General Questions
Directions to Solve

Field-Effect Transistors - General Questions

9. 

High input resistance for a JFET is due to

A. a metal oxide layer.
B. a large input resistor to the device.
C. an intrinsic layer.
D. the gate-source junction being reverse-biased.

Answer: Option D

Explanation:

No answer description available for this question

View Answer Discuss Workspace Report

10. 

The resistance of a JFET biased in the ohmic region is controlled by

A. VD.
B. VGS.
C. VS.
D. VDS.

Answer: Option B

Explanation:

No answer description available for this question

View Answer Discuss Workspace Report

11. 

In a self-biased JFET circuit, if VD = VDD then ID = ________.

A. 0
B. cannot be determined from information above

Answer: Option A

Explanation:

No answer description available for this question

View Answer Discuss Workspace Report

12. 

What three areas are the drain characteristics of a JFET (VGS = 0) divided into?

A. ohmic, constant-current, breakdown
B. pinch-off, constant-current, avalanche
C. ohmic, constant-voltage, breakdown

Answer: Option A

Explanation:

No answer description available for this question

View Answer Discuss Workspace Report

13. 

Refer to figure show below. Calculate the value of VD.

mcq7_1018_1 (3)

A. 20 V
B. 8 V
C. 6 V
D. 2 V

Answer: Option C

Explanation:

No answer description available for this question

View Answer Discuss Workspace Report

14. 

A dual-gated MOSFET is

A. a depletion MOSFET.
B. an enhancement MOSFET.
C. a VMOSFET.
D. either a depletion or an enhancement MOSFET.

Answer: Option D

Explanation:

No answer description available for this question.

View Answer Discuss Workspace Report

15. 

Identify the n-channel D-MOSFET.

mcq7_1007_1 (1)

A. a
B. b
C. c
D. d

Answer: Option A

Explanation:

o answer description available for this question

View Answer Discuss Workspace Report

16. 

All MOSFETs are subject to damage from electrostatic discharge (ESD).

A. true
B. false

Answer: Option A

Explanation:

No answer description available for this question

View Answer Discuss Workspace Report

  • 1
  • 2
  • 3
  • 4

Questions & Answers

Aptitude Chemical Engineering Civil Engineering Computer Science & Engineering Current Affairs Data Interpretation Electrical & Electronics Engineering Electronics & Communication Engineering General Knowledge Logical Reasoning Mechanical Engineering Non Verbal Reasoning Verbal Ability Verbal Reasoning

Interviews

HR Interview

Jobs

Sarkari Jobs

Results

Rojgar ResultSarkari Result

Admission

Admission 2023

Admit Card

Admit Card 2023

Answer Key

Answer Key 2023
copyright
Privacy Policy
© 2025 IndiaBIX. All Rights Reserved.

Report