Digital Design - General Questions (2)

Directions to Solve

Digital Design - General Questions

Is the propagation delay from the clock to the output for the 7476 the same as the delay from the set or reset to the output?

A.	yes
B.	no

Answer: Option A

Explanation:

No answer description available for this question. Let us discuss.

10.

When the inputs to a flip-flop are changing at the same time that the active trigger edge of the input clock is making its transition, this condition is called:

A.	racing
B.	toggling
C.	slave loading
D.	pulse timing

Answer: Option A

Explanation:

No answer description available for this question. Let us discuss.

11.

The output of a standard TTL NAND gate is used to pull an LED indicator LOW. The LED is in series with a 470- resistor. What is the current in the circuit when the LED is on?

A.	7.02 mA
B.	8.51 mA
C.	10.63 mA
D.	5.32 mA

Answer: Option A

Explanation:

No answer description available for this question. Let us discuss.

12.

In the automatic reset circuit for a flip-flop, how long does it take the capacitor to completely charge?

A.	1 time constant (RC)
B.	2 time constants (RC)
C.	5 time constants (RC)
D.	10 time constants (RC)

Answer: Option C

Explanation:

No answer description available for this question. Let us discuss.

13.

A settable flip-flop's normal starting state when power is first applied to a circuit is always the ________ state.

A.	reset
B.	set
C.	toggle
D.	dual

Answer: Option B

Explanation:

No answer description available for this question. Let us discuss.

14.

A Schmitt trigger:

A.	has two trip points
B.	is a zero crossing detector
C.	has positive feedback
D.	has two trip points and positive feedback

Answer: Option D

Explanation:

No answer description available for this question. Let us discuss.

15.

Can the automatic RC circuit be used to set a flip-flop rather than reset the flip-flop?

A.	yes
B.	no

Answer: Option A

Explanation:

No answer description available for this question. Let us discuss.

16.

Setup time specifies:

A.	the minimum time the control levels need to be maintained on the inputs prior to the triggering edge of the clock in order to be reliably clocked into the flip-flop
B.	the maximum time interval required for the control levels to remain on the inputs before the triggered edge of the clock in order for the data to be reliably clocked out of the flip-flop
C.	how long the operator has to get the flip-flop running before the maximum power level is exceeded
D.	how long it takes the output to change states after the clock has transitioned

Answer: Option A

Explanation:

No answer description available for this question. Let us discuss.

Digital Design - General Questions (2)

Digital Design - General Questions

Questions & Answers

Interviews

Jobs

Results

Admission

Admit Card

Answer Key