| 33. | The output 0 and 1 levels for TTL logic family is approximately |
|||||||||
Answer: Option B Explanation: No answer description available for this question. Let us discuss. |
| 34. | Flip-flop outputs are always |
|||||||||
Answer: Option A Explanation: No answer description available for this question. Let us discuss. |
| 35. | With an RS latch a high S and low R sets the output to _____ ; a low S and a high R _____ the output to low. |
|||||||||
Answer: Option C Explanation: No answer description available for this question. Let us discuss. |
| 36. | Express -7 as 16-bit signed binary numbers. |
|||||||||
Answer: Option B Explanation: No answer description available for this question. Let us discuss. |
| 37. | When a transistor is cut off or saturated, transistor _____ have almost no effect |
|||||||||
Answer: Option B Explanation: No answer description available for this question. Let us discuss. |
| 38. | What logic function is produced by adding an inverter to each input and the output of an AND gate? |
|||||||||
Answer: Option C Explanation: No answer description available for this question. Let us discuss. |
| 39. | De Morgan's second therm says that NAND gate is equivalent to a bubbled _____ gate. |
|||||||||
Answer: Option D Explanation: No answer description available for this question. Let us discuss. |
| 40. | A p- channel enhancement type MOSFET performs much the same function as a PNP transistor, except that |
|||||||||
Answer: Option C Explanation: No answer description available for this question. Let us discuss. |
